A new common-mode voltage detector circuit to be used in the common-mode feedback loop of ultra-low voltage fully differential amplifiers is presented. The proposed circuit behaves linearly for most of the signal range and is able to operate with supply voltages as low as 0.4 V. The design issues and simulation results of the circuit in 0.18 mm CMOS technology are presented.
Introduction: Owing to reliability issues, the supply voltage of modern CMOS circuits has reduced. Moreover, in some applications, such as bio-implantable ICs, it is desirable to use very low supply voltages. Using low supply voltages causes the dynamic range (DR) and the signal-to-noise ratio (SNR) of analogue circuits to decrease. Using fully differential architectures can help to improve DR and SNR. However, fully differential circuits require a common-mode (CM) feedback [1] . Ideally, a common-mode feedback (CMFB) circuit should behave linearly and should only respond to CM voltages. Lacking these features causes the conversion of differential-mode voltage (DM) to CM voltage and vice versa and increases the THD of the circuit [1] . Designing a CMFB circuit that is able to operate under a very low supply voltage is a nontrivial task, mainly because of the difficulty of detecting the CM voltage. In [2] a pacemaker front end is designed with a supply voltage of 1 V. In this design, to overcome the problem of designing the CMFB, the authors have decided to use two single-ended amplifiers instead of a fully differential one. Clearly, this approach increases the power consumption of the circuit and takes up more area. In this Letter we present a CM voltage detector which is able to operate with ultra-low voltage supplies.
The simplest way to detect the CM voltage is to use two equal resistors connected between the two outputs of a fully differential amplifier. In such a case the value of the resistors should be very high to keep the differential gain of the amplifier large. Implementing such large resistors on silicon takes a lot of space and is not very desirable. Hence, designers typically try to use NMOS or PMOS transistors to detect the CM voltage. At very low supply voltages NMOS or PMOS transistors turn off within a considerable range of voltages and are not able to provide the rail-to-rail operation. Fig. 1 shows two possible circuits to detect the CM voltage. The response of these two circuits to a CM voltage ranging from 0 to 0.8 V is also shown in Fig. 1 . Clearly, these circuits fail to detect the CM voltage when the voltage is very close to GND or V dd . Proposed CM detector circuit: Fig. 2 shows the proposed circuit for detecting the CM voltage. In the proposed circuit, a combination of PMOS and NMOS transistors are used in a source follower configuration. In the case of very low supply voltages, transistors of this circuit operate in the sub-threshold as well as strong inversion regions. Hence, to analyse this circuit, one should use the unified equation for the drain current provided in [3] which is valid for all operating regions. The output voltage of the circuit can be found using the KCL at the output node (V o ). Applying this technique and using the equation for the drain currents provided in [3] the response of the proposed circuit to a CM voltage can be calculated. The result obtained from the calculation is compared with that of simulation in the 0.18 mm CMOS technology and is illustrated in Fig. 3 . As can be seen, the two curves match quite well and in both cases the output voltage follows the input CM voltage with a gain of approximately 1. 
Fig. 3 Response of detector circuit to CM voltage
Another important parameter for a CM detector is its gain to DM vol-
Ideally, a CM detector should only respond to the CM voltage and its gain to a DM voltage should be zero. This is not the case in practice and the designer should try to reduce the DM gain of the CM detector as much as possible. In the proposed circuit this can be achieved by selecting proper sizes for the PMOS and NMOS transistors. The differential gain (A d ) of the circuit with respect to the ratio of (W/L) p (W/L ratio of the PMOS transistors) to (W/L) n (W/L ratio of the NMOS transistors) is shown in Fig. 4 . Clearly, there is an optimum ratio in which the detector has the minimum differential gain. 
